

Customer No.: 31561
Docket No.: 11209-US-PA
Application No.: 10/605,326

In The Claims

Claims 1-10 (canceled).

11. (previously presented) A method of manufacturing a semiconductor device, comprising the steps of:

providing a substrate having a plurality of gate structures formed thereon, wherein each gate structure has a cap layer thereon;

performing an ion implantation for either implanting nitrogen ions into sidewalls of the gate structures or implanting oxygen or argon ions into exposed substrate between the gate structures; and

performing a thermal processing operation to form a liner layer on sidewalls of the gate structures and exposed substrate, wherein ions implanted into the sidewalls of the gate structures suppress growth of the liner layer on the sidewalls of the gate structures and the ions implanted into the exposed substrate enhance growth of the liner layer on the exposed substrate so that the liner layer on the sidewalls of the gate structures has a thickness smaller than the liner layer on the exposed substrate.

12. (previously presented) The method of claim 11, wherein the step of performing an ion implantation furthermore comprises:

performing a tilt ion implantation for implanting ions into the sidewalls of the gate

BEST AVAILABLE COPY

Customer No.: 31561
Docket No.: 11209-US-PA
Application No.: 10/605,326

structures and the cap layers.

13-15. (canceled)

16. (original) The method of claim 11, wherein the step of forming the gate structures comprises:

forming a gate dielectric layer, a polysilicon layer, a metal silicide layer and a silicon nitride layer over the substrate;

patterning the silicon nitride layer; and

patterning the metal silicide layer and the polysilicon layer.

17. (currently amended) The method of claim ~~11~~16, wherein before the step of performing the ion implantation, further comprises a step of performing a metal silicide etching operation to remove a portion of the metal silicide layer on sidewalls thereof.

18. (currently amended) The method of claim ~~11~~16, wherein after the step of performing the ion implantation, further comprises a step of performing a metal silicide etching operation to remove a portion of the metal silicide layer on sidewalls thereof.

Customer No.: 31561
Docket No.: 11209-US-PA
Application No.: 10/605,326

19. (original) The method of claim 11, wherein the thermal processing operation comprises a step of performing a rapid thermal annealing operation followed by a rapid thermal oxidation.

20. (currently amended) A method of manufacturing a semiconductor device, comprising the steps of:

providing a substrate;

forming a plurality of gate structures, wherein a portion of the substrate is exposed between the gate structures;

implanting ions into the exposed substrate between the gate structures; and

performing a thermal processing operation to form a liner layer on sidewalls of the conductive gate structures and the exposed substrate, wherein the liner layer on the sidewalls of the gate structures has a thickness smaller than the liner layer on the exposed substrate.

21. (previously presented) The method of claim 20, wherein the step of implanting ions into the exposed substrate comprises:

performing a vertical ion implantation for implanting oxygen or argon ions into the exposed substrate between the gate structures, wherein the oxygen or argon ions have a capability to enhance growth of the liner layer during the thermal processing operation.

22. (previously presented) The method of claim 20, wherein the step of forming the gate structures comprises:

forming a gate dielectric layer, a polysilicon layer, a metal silicide layer and a silicon

Customer No.: 31561
Docket No.: 11209-US-PA
Application No.: 10/605,326

nitride layer over the substrate;

patterning the silicon nitride layer; and

patterning the metal silicide layer and the polysilicon layer.

23. (currently amended) The method of claim ~~2022~~, wherein before the step of implanting ions into the exposed substrate, further comprises a step of performing a metal silicide etching operation to remove a portion of the metal silicide layer on sidewalls thereof.

24. (previously presented) A method of manufacturing a semiconductor device, comprising the steps of:

providing a substrate having a plurality of gate structures formed thereon, wherein each gate structure has a cap layer thereon;

performing an ion implantation for either implanting nitrogen ions into sidewalls of the gate structures or implanting oxygen or argon ions into exposed substrate between the gate structures; and

performing a thermal processing operation to form a liner layer on sidewalls of the gate structures and exposed substrate, wherein nitrogen ions implanted into the sidewalls of the gate structures suppress growth of the liner layer on the sidewalls of the gate structures and the oxygen or argon ions implanted into the exposed substrate between the gate structures enhance growth of the liner layer on the exposed substrate so that the liner layer on the sidewalls of the gate structures has a thickness smaller than the liner layer on the exposed substrate.

25. (previously presented) The method of claim 24, wherein a tilt ion implantation process is carried out for implanting nitrogen ions into the sidewalls of the gate structures and a

Customer No.: 31561
Docket No.: 11209-US-PA
Application No.: 10/605,326

vertical ion implantation process is carried out for implanting oxygen or argon ions into the exposed substrate between the gate structures.

26. (previously presented) The method of claim 24, wherein the step of forming the gate structures comprises:

forming a gate dielectric layer, a polysilicon layer, a metal silicide layer and a silicon nitride layer over the substrate;

patterning the silicon nitride layer; and

patterning the metal silicide layer and the polysilicon layer.

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

☐ **BLACK BORDERS**

☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**

☐ **FADED TEXT OR DRAWING**

☐ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**

☐ **SKEWED/SLANTED IMAGES**

☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**

☐ **GRAY SCALE DOCUMENTS**

☒ **LINES OR MARKS ON ORIGINAL DOCUMENT**

☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**

☐ **OTHER:** _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.